module temp(
input clk,
input rst_n,

input a, 
output reg b
);

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        b <= 1'b0;
    end else begin
        b <= a;
    end
end


endmodule 
